## **SPECIFICATION**

Electronic Version 1.2.8 Stylesheet Version 1.0

# [INTEGRATED LEVEL SHIFT AND OVERRIDE CIRCUIT FOR A PROCESSOR SYSTEM]

### **Background of Invention**

[0001]

1. Field of the Invention

[0002]

The present invention concerns an integrated circuit. More specifically, an integrated circuit for assisting with power-management functions of a central processing unit is disclosed.

[0003]

2. Description of the Prior Art

[0004]

The motherboards of computer systems have a number of components that are used to interface the central processing unit (CPU) with other devices. Each of these components must be laid out and soldered onto the motherboard. Some of the most recent CPUs now available on the market, such as the K7 CPU from Advanced Micro Devices (AMD), have new power management functions that include adjusting the internal operating frequency of the CPU and changing the core voltage of the CPU. When the CPU is running at a lower internal frequency, a lower core voltage may be used. Adjustments to the internal operating mode of the CPU may thereby be made that exchange processing power for reduced consumption of electrical power. This is extremely beneficial in the realm of portable computing, where users wish to extend battery life for as long as possible. An advanced CPU like the K7 is, for most applications, more than sufficiently powerful to handle tasks even at a reduced rate of processing ability.

[0005]

Unfortunately, to facilitate these power management functions of the CPU, more components are required on the motherboard. Specifically, one set of components is

required to interface the voltage regulating abilities of the CPU with the power regulator of the motherboard, and another set of components is required to interface the frequency-adjusting abilities of the processor with the north bridge chipset. As an increase in the total number of components on the motherboard tends to make for a more complicated layout, and requires more soldering during manufacturing of the motherboard, a higher price is incurred by these extra components. Also, these additional components require extra space on the motherboard, space which may already be at a premium.

#### Summary of Invention

[0006]

It is therefore a primary objective of this invention to provide an integrated circuit that manages both the voltage regulating and frequency regulating signals coming from a CPU to interface the CPU with other components, notably the north bridge chipset and the power regulator.

[0007]

The present invention, briefly summarized, discloses an integrated circuit for supporting a processing system. The processing system has a central processing unit (CPU), a north bridge circuit, a south bridge circuit and a power regulator for providing a core voltage to the CPU. The core voltage is provided according to a VID value provided by a plurality of VID\_PWM input lines for the power regulator. The integrated circuit includes a CPU\_SELECT input line for indicating a type of the CPU as being either desktop or mobile, VID\_SOFT input lines for indicating a programmable core voltage requested by the CPU, VID\_CPU input lines for indicating a default core voltage of the CPU, a CPUSTOP# input line for indicating a sleep state of the CPU, FID\_CPU input lines for indicating a CPU operating frequency, a plurality of power signal input lines, a power detection circuit for determining the suitability of electrical power provided by the power regulator according to the power signal input lines and generating an associated PWRGOOD# signal line, a default sleep VID value corresponding to a default sleep voltage for the CPU, a programmable VID override table, a programmable FID override table, a serial data input line for programming the VID override table and the FID override table, VID\_PWM output lines for passing the VID value to the VID\_PWM input lines of the power regulator, a VID logic circuit for generating the VID value, FID\_CHIP output lines for providing an FID value to the north bridge circuit and the south bridge circuit, a plurality of FID\_OVERRIDE output lines for providing the FID value to the CPU, and an FID logic circuit for generating the FID value. The VID value is set equal to one of the following by the VID logic circuit: a value in the programmable VID override table if the programmable VID override table has been programmed by the serial data input line, the value of the VID\_SOFT input lines if the CPU\_SELECT input line indicates a mobile-type CPU and the PWRGOOD# signal line indicates suitable power conditions, the value of the VID\_CPU input lines if the CPU\_SELECT input line indicates a mobile-type CPU and the PWRGOOD# signal line indicates unsuitable power conditions, the value of the VID\_CPU input lines if the CPU\_SELECT input line indicates a desktop-type CPU and the PWRGOOD# signal line indicates suitable power conditions, or the value of the default sleep VID lines if the CPU\_SELECT input line indicates a desktop-type CPU and the PWRGOOD# signal line indicates unsuitable power conditions or the CPUSTOP# input line indicates that the CPU is in the sleep state. The FID value is equal to one of the following by the FID logic circuit: a value in the programmable FID override table if the programmable FID override table has been programmed by the serial data input line, or the value of the FID\_CPU input lines.

[8000]

It is an advantage of the present invention that the integrated circuit provides a single package that handles interfacing the power saving functionality of the CPU with other devices. By providing a single package, costs are lowered, space is saved on the motherboard and the motherboard layout is simplified. Additionally, the present invention integrated circuit offers flexibility in that it may be applied to both mobile and desktop type CPUs. Utilizing a serial interface to program the override FID and VID values in the programmable tables reduces the pin count on the circuit package, and hence layout dimensions.

[0009]

These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment, which is illustrated in the various figures and drawings.

#### **Brief Description of Drawings**

[0010] Fig.1 is a block diagram of an integrated circuit according to the present invention.

[0011] Fig.2 is a block diagram of a computer system utilizing the integrated circuit of Fig.1.

[0012] Fig.3 is a circuit diagram of a power detection circuit shown in Fig.1.

#### **Detailed Description**

[0013]

Please refer to Fig.1 and Fig.2. Fig.1 is a block diagram of an integrated circuit 100 according to the present invention. Fig.2 is a block diagram of a computer system utilizing the integrated circuit 100. The integrated circuit 100 is designed to provide support for a computer system that includes a power regulator 10, a north bridge chipset 20, a south bridge chipset 30, and a CPU 40. The power regulator 10 provides a core voltage for the CPU 40 according to five Voltage Identification power management (VID\_PWM) input lines 15. The VID\_PWM input lines 15 are used to pass a Voltage Identification (VID) value to the power regulator 10, and the power regulator 10 then provides a specific voltage to the CPU 40 according to the VID value. The VID\_PWM input lines have an operational voltage of 5V. That is, a logical one is at 5V, and a logical zero is at ground. The integrated circuit 100 includes a plurality of input lines and a plurality of output lines. The input lines include a single CPU\_SELECT input line, five VID\_SOFT input lines, five VID\_CPU input lines, a CPUSTOP# input line, four CPU Frequency Identification (FID\_CPU) input lines, a plurality of power signal input lines 110, and two serial data input lines 120. The output lines include five VID\_PWM output lines (which correspond to the five VID\_PWM input lines 15 for the power regulator 10), a single VID\_CHIP output line, four FID\_OVERRIDE output lines, and four FID\_CHIP output lines. The CPU\_SELECT input line is used to indicate whether the CPU 40 is a mobile-type CPU or a desktop-type CPU, and has an operational voltage of 3.3V. The VID\_SOFT input lines are used to accept a programmable VID value from the CPU 40, and have an operational voltage of 2.5V. The programmable VID value passed by the VID\_SOFT input lines indicates a core voltage that the CPU 40 is currently requesting, and hence may change from time to time, depending upon power management routines being run by the CPU 40. The VID\_CPU input lines are used to accept a default VID value from the CPU, and have an operational voltage of 2.5V. The default VID value is fixed with the CPU 40, and hence does not change. The CPUSTOP# input line is used to accept a corresponding CPUSTOP# signal line 35 from the south

bridge chip 30, and has an operational voltage of 3.3V. The CPUSTOP# input line is used to indicate a stop grant state of the CPU 40, i.e., whether or not the CPU 40 is in a sleep state. The CPUSTOP# input line is generally active low. The FID\_CPU input lines are used to accept a Frequency Identification (FID) value from the CPU 40 that indicates an operational frequency of the CPU 40. The FID\_CPU input lines have an operational voltage of 2.5V. The VID\_PWM output lines are used to pass a VID value to the power regulator 10, and hence to control the core voltage of the CPU 40. The VID\_PWM output lines have an operational voltage of 5V. The VID\_CHIP output line is used to pass a signal to the north bridge chip 20 to inform the north bridge chip 20 that the core voltage of the CPU 40 is switching from a generally high value to a generally low value, or vice versa. The state of the VID\_CHIP output line corresponds exactly to the state of the most significant bit of the VID value passed on the VID\_PWM output lines. The VID\_CHIP output line may have an operational voltage of 2.5V or 3.3V. The FID\_CHIP output lines are used to pass an FID value to the north bridge chip 20 and/or the south bridge chip 30. The FID value indicates the operational frequency of the CPU 40. The FID\_CHIP output lines have an operational voltage of 3.3V. The FID\_OVERRIDE output lines are used to override the operational frequency of the CPU 40, and hence pass an FID value to the CPU 40. The FID\_OVERRIDE output lines have an operational voltage of 2.5V. The FID value passed by the FID\_OVERRIDE output lines always matches the FID value passed by the FID\_CHIP output lines. Note that not all CPUs 40 may accept overriding of the CPU operational frequency.

[0014]

Internally, the integrated circuit 100 includes a power detection circuit 120, an FID logic circuit 130, and a VID logic circuit 140. The power detection circuit 120 is used to generate a PWRGOOD# signal according to the power signal input lines 110. The PWRGOOD# signal indicates whether or not the electrical power generated by the power regulator 10 is satisfactory. The FID logic circuit 130 is used to generate the FID value that is passed out on the FID\_OVERRIDE output lines and the FID\_CHIP output lines. The VID logic circuit 140 is used to generate the VID value that is passed out in full on the VID\_PWM output lines, and in part on the VID\_CHIP output line. Both the VID logic circuit 140 and the FID logic circuit 130 utilize a programmable table 150. The programmable table 150 includes a programmable FID table 153 and a programmable VID table 154. The serial data input lines 120 are used to program

both the programmable FID table 153 and the programmable VID table 154. The serial data input lines 120 conform to the SMBus industry standard, and include an SMBDATA input line and an SMBCLOCK input line.

The FID logic circuit 130 includes an FID level shift 132, an FID override [0015] multiplexer (MUX) 134, and the programmable FID table 153. The FID level shift 132 bumps the operational voltage of the FID\_CPU input lines up from 2.5V to 3.3V, generating an FIDOUT signal at 3.3V. The FIDOUT signal carries the same FID value carried by the FID\_CPU input lines, but has an operational voltage of 3.3V. The programmable FID table 153 generates an FID\_PRGM signal that corresponds to the value programmed into the FID table 153 by the serial input lines 120. Both FIDOUT and FID\_PRGM feed into the FID override MUX 134. The FID override MUX 134 will select the FIDOUT signal to generate the FID value passed on the FID\_CHIP output lines if the FID table 153 has not been programmed. If the FID table 153 has been programmed, then the FID override MUX 134 uses the FID value passed by FID\_PRGM as the FID value passed on the FID\_CHIP output lines. In general, programming the FID table 153 involves setting at least one bit in the FID table 153 to zero. Hence, if any bit in the FID table 153 is zero, then the value in the FID table 153 is selected by the FID override MUX 134 and passed out onto the FID\_CHIP output lines. Otherwise, the value passed by FIDOUT is used for the FID\_CHIP output lines.

[0016]

Desktop-type CPUs generally utilize one of two voltages for the core voltage: a default voltage while operating under normal operating conditions, and a sleep voltage when the CPU 40 is sleeping, as indicated by the CPUSTOP# signal line 35. The VID logic circuit 140 thus includes five default sleep VID lines 141 that are tied either high or low to generate an appropriate VID value that corresponds to a sleep voltage for a desktop-type CPU. The default sleep VID lines, together with the VID\_CPU input lines, feed into desktop VID MUX 142 within the VID logic circuit 140 to generate a DKTP signal. The DKTP signal will have the VID value passed by the default sleep VID lines 141 if either the CPUSTOP# input line indicates that the CPU 40 is in a sleep state, or if the PWRGOOD# signal line indicates that the electrical power supplied by the power regulator 10 is not suitable for use. If the CPUSTOP# input line indicates that the CPU 40 is not sleeping, and the PWRGOOD# signal line indicates that suitable power conditions are present, then the desktop VID MUX 142 will select the VID value

passed by the VID\_CPU input lines as the value for the DKTP signal. Mobile-type CPUs, on the other hand, always explicitly state their required core voltage. Hence, a mobile VID MUX 144 within the VID logic circuit 140 selects either the VID value passed by the VID\_SOFT input lines or the VID value passed by the VID\_CPU input lines to generate an MBL signal. The MBL signal will carry the VID value passed by the VID\_SOFT input lines if the PWRGOOD# signal line indicates that suitable power conditions are present. Otherwise, the MBL signal line will carry the VID value passed by the VID\_CPU input lines. The MBL signal lines and the DKTP signal lines feed into a CPU-type MUX 146 within the VID logic circuit to generate a VIDOUT signal. The CPUtype MUX 146 causes the VIDOUT signal to equal the MBL signal if the CPU\_SELECT input line indicates that the CPU 40 is a mobile-type CPU. Otherwise, the CPU-type MUX 146 causes the VIDOUT signal to equal the DKTP signal. Rather than passing the VIDOUT signal directly to the VID\_PWM output lines, the integrated circuit 100 enables the VID value to be overridden by way of the VID table 154. The programmable VID table 154 generates a VID\_PRGM signal that corresponds to the value programmed into the VID table 154 by the serial input lines 120. Both VIDOUT and VID\_PRGM feed into a VID override MUX 148. The VID override MUX 148 will select the VIDOUT signal to generate the VID value passed on the VID\_PWM output lines if the VID table 154 has not been programmed. If the VID table 154 has been programmed, then the VID override MUX 148 uses the VID value passed by VID\_PRGM as the VID value passed on the VID\_PWM output lines. In general, programming the VID table 154 involves setting at least one bit in the VID table 154 to zero. Hence, if any bit in the VID table 154 is zero, then the value in the VID table 154 is selected by the VID override MUX 148 and passed out onto the VID\_PWM output lines. Otherwise, the value passed by VIDOUT is used for the VID\_PWM output lines. Note that the VID values specified by the VID\_SOFT and the VID\_CPU input lines must be respectively level shifted up to the operational voltage of the VID\_PWM output lines. This may be performed in a variety of places within the VID logic circuit 140. In the instant circuit 100, it is the mobile VID MUX 144 and the desktop VID MUX 142 that level shift the VID\_SOFT and VID\_CPU input lines, respectively. Hence, the MBL signal lines and the DKTP signal lines will have an operational voltage of 5V. A driving circuit 149 is connected to the VID\_PWM output line that corresponds to the most significant bit of the VID value presented by the VID\_PWM output lines. The driving circuit 149 level shifts the voltage from 5.0V

operational to either 2.5V or 3.3V operational, and thus presents the VID\_CHIP output line.

Please refer to Fig.3. Fig.3 is a circuit diagram of the power detection circuit 120. [0017] The power detection circuit 120 requires various input signal lines, and provides various output signal lines. In particular, a power good signal PWRGD\_CPU is provided as an output signal for the CPU 40. Typical motherboard designs require powersequencing circuitry for Socket-A processor PLL startup protection. Therefore, the PWRGD\_CPU output signal is held low until VCC\_CORE (core voltage for the CPU 40, as provided by the power regulator 10 according to the VID\_PWM input lines 15), VCC\_PLL (CPU 40 PLL voltage provided by the power regulator 10, 2.5V) and VCC3 (3.3V system power provided by the power regulator 10) are all valid. Two delay elements 121 and 122 are included in the power detection circuit 120. The first delay element 121 is about a 20ms delay controlled by an external capacitor through a CAP\_DELAY1 input line to ensure that VCC\_CORE, VCC\_PLL and VCC3 are all stable. The PWRGD\_CPU output signal is then provided as an output signal affirming stable power resources. A further 20ns delay is imposed upon the PWRGD\_CPU signal by the second delay element 122 to then generate two output signals PWRGD\_SYS1 and PWRGD\_SYS2 to the rest of the major components of the computer system, such as the north bridge 20 and the south bridge 30. PWRGD\_SYS1 and PWRGD\_SYS2 are appropriately level shifted as required by driving circuits 124a and 124b, respectively. The internal PWRGOOD# signal is pulled from the output of the second delay element 122. Note that further inputs into AND gate 123 that generates the PWRGD\_CPU output signal include RESET\_SW, which is a Schmitt-Trigger input signal from a reset button (not shown), and PWRGD\_ATX, which is a power good input signal from the power regulator 10. An external resistor 125 is used to adjust a voltage Ve into operational amplifier 126 that verifies a suitable core voltage as measured by input line VCC\_CORE from the power regulator 10. Ve should be about 1.1V for desktoptype CPUs 40, and 0.9V for mobile-type CPUs 40.

[0018] In contrast to the prior art, the present invention provides a single integrated circuit to interface a CPU with various components within a computer system. This single integrated chip uses both the voltage identification (VID) and frequency identification (FID) signals from the CPU to generate a voltage identification signal for

Page 8 of 18

a power regulator, and a frequency identification signal for a north bridge chipset. The integrated circuit may optionally provide overrides for both the frequency and the voltage of the CPU. By providing a single integrated circuit to manage these signals from the CPU, space is saved on the motherboard, design layout is simplified and overall production costs are reduced.

[0019] Those skilled in the art will readily observe that numerous modifications and alterations of the device may be made while retaining the teachings of the invention.

Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.